https://github.com/Azzam-Alhussain/QDCGAN-PYNQ
공식 코드Hardware-Efficient Deconvolution-Based GAN for Edge Computing
태스크의 하위 분류와 논문·코드·평가·기법·데이터셋을 탐색하세요.
관련 논문과 평가 결과에 연결된 구현입니다. 출처에서 확인된 저자 구현에는 공식 코드 표시가 있습니다.
Hardware-Efficient Deconvolution-Based GAN for Edge Computing
Learning to Compare Hardware Designs for High-Level Synthesis
Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer
HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis
Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection Library
Fast Algorithms for Spiking Neural Network Simulation with FPGAs
GNNHLS: Evaluating Graph Neural Network Inference via High-Level Synthesis
Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference
LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Fast inference of deep neural networks in FPGAs for particle physics
HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis
rule4ml: An Open-Source Tool for Resource Utilization and Latency Estimation for ML Models on FPGA
SynthAI: A Multi Agent Generative AI Framework for Automated Modular HLS Design Generation
DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference
GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration
HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement Learning
Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics
Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs
Fast inference of deep neural networks in FPGAs for particle physics
Hardware-Efficient Deconvolution-Based GAN for Edge Computing
LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
출처: Papers with Code · CC BY-SA 4.0. 아카이브 자료와 새로 수집한 논문은 별도로 관리합니다.